Santa Clara-based Aeonsemi seeks a senior verification engineer.  

Requirements 

Use EDA tools to simulate and verify the design of ASICs; develop verification plans using UVM. MS EE, 5+ year experience. Jobs@aeonsemi.com.