


AS5003 Arcadium™ I2C Programmable Oscillator, 10 kHz to 350 MHz

The AS5003 Arcadium™ all-silicon oscillator utilizes proprietary frequency synthesis and sensor technologies to provide a quartz-free, MEMS-free, low jitter clock at any output frequency. The device is fully programmable to any frequency from 10 kHz to 350 MHz with < 0.026 ppb resolution and maintains low jitter across its operating range. The AS5003 uses on-chip temperature and strain sensors, and an advanced LC tank architecture to achieve excellent reliabilities even in high impact shock scenarios.

AS5003's on-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. Offered in a variety of industry-standard packages, the AS5003 has a dramatically simplified supply chain that enables Aeonsemi to ship samples shortly after receipt of order. The AS5003 is user-configurable with an $\rm I^2C$ interface for a wide variety of user specifications, including frequency, output format, and DCO mode. Default configuration is factory programmed at time of shipment. It also guarantees 100% electrical testing of every device before shipment.





KEY FEATURES

- Quartz-free and MEMS-free without mechanical moving parts
- Flexible output frequency and format; user selectable
- · Differential: 10 kHz to 350 MHz
- CMOS: 10 kHz to 212.5 MHz
- LVPECL, LVDS, CML, HCSL, CMOS, or Dual CMOS output options
- Low jitter: 350 fs Typ RMS (12 kHz 20 MHz)
- Compliant to PCle Gen 1/2/3/4/5/6 jitter requirements
- Temperature stability:
 - ± 20 ppm (-20 to 85 °C)
 - ± 35 ppm (-40 to 85 °C)
 - ± 35 ppm (-40 to 105 °C)
- Integrated LDO for on-chip power supply noise filtering
- Support 1.8V, 2.5V, 3.3V V_{DD} power supply operation
- Industrial standard 3225 and 5032 package footprints

APPLICATIONS

- 1G/10G/40G/100G/200G Ethernet
- Servers, switches, storage, NICs, search acceleration
- · Test and measurement
- · Clock and data recovery
- FPGA/ASIC clocking

SDA	1		6	VDD	
SCL	2		5	CLK-	
GND	3		4	CLK+	
Top view					

Pin Assignments


5032 and 3225 package

Pin #	Descriptions			
1	SDA = I ² C Serial Data			
2	CL = I ² C Serial Clock			
3	GND = Ground			
4	CLK+ = Clock output			
5	CLK- = Complementary clock output			
6	VDD = Power supply			



1. Ordering Guide

The AS5003 Oscillator supports a variety of initial options including frequency, output format, as shown in the chart below. Configurations are changeable by users via I²C interface upon startup. Samples are available in 2 weeks.



Notes:

1. The five-digit numeric code is an identification of the configurations. Check the datasheet appendix for the details.



2. Electrical Specifications

Table 2.1. Electrical Specifications

 V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = -40 to 105 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Temperature Range	T _A		-40	_	105	°C
Frequency Range	F _{CLK}	LVPECL, LVDS, CML, HCSL	0.01	_	350	MHz
		CMOS	0.01	_	212.5	MHz
Supply Voltage	V_{DD}		1.71	_	3.47	V
Supply Current	I _{DD}	Tristate Hi-Z	_	40	50	mA
$(F_{CLK} = 50 \text{ MHz})$	Ready State		_	1	2	mA
		LVPECL (Standard)	_	70	80	mA
		LVPECL (Self-Biased)	_	60	70	mA
		LVDS	_	45	55	mA
		HCSL	_	60	70	mA
		CML	_	60	70	mA
		Single CMOS (C _L = 15 pF)	_	40	55	mA
		Dual CMOS (C _L = 15 pF)	_	50	60	mA
Temperature Stability ¹	FSTAB	-20 to +85°C	-20		+20	ppm
		-40 to +85°C	-35		+35	ppm
		-40 to +105°C	-35	_	+35	ppm
Frequency offset ²	Foffset	At 25°C	-15		+15	ppm
Rise/Fall Time	T _R /T _F	LVPECL / LVDS / CML	_	_	350	ps
(20% to 80% V _{PP})		CMOS (C _L = 15 pF)	_	0.5	1.5	ns
		HCSL, F _{CLK} >50 MHz	_	_	550	ps
Duty Cycle	DC	All formats	45	_	55	%
Output Enable (OE) ³	T _D	Output Disable Time, F _{CLK} >10 MHz	_	_	3	μs
	TE	Output Enable Time, F _{CLK} >10 MHz	_	_	20	μs
Output Enable (ACT) ³	T _D	Output Disable Time, F _{CLK} >10 MHz	_	_	3	μs
	Ts	Device standby time, F _{CLK} >10 MHz	_		40	μs
	TE	Output Enable Time, F _{CLK} >10 MHz	_	_	400	μs
Input High Voltage	ViH	SDA, SCL	0.7×V _{DD}	_	_	V
Input Low Voltage	VIL	SDA, SCL		_	0.3×V _{DD}	V
Output High Voltage	V _{OH}	SDA	0.83×V _{DD}	_	_	V
Output Low Voltage	Vol	SDA	_	_	0.17×V _{DD}	V
Powerup Time	Tosc	Time from 0.9 × V _{DD} until output	_	_	4	ms
		frequency (F _{CLK}) within spec				



Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
LVPECL Output Option ⁴	Voc	Mid-level	V _{DD} -1.55	V _{DD} -1.4	V _{DD} -1.25	V
(Standard)	Vo	Swing (diff)	1.35	1.6	1.85	V_{PP}
LVPECL Output Option ⁴	Vo	Swing (diff)	1.35	1.6	1.85	V_{PP}
(Self-Biased)						
LVDS Output Option ⁵	Voc	Mid-level (2.5 V, 3.3 V V _{DD})	1.125	1.20	1.275	V
		Mid-level (1.8 V V _{DD})	0.78	0.85	0.92	V
	Vo	Swing (diff)	0.64	0.8	0.96	V_{PP}
HCSL Output Option ⁶	Voc	Mid-level	0.35	0.4	0.45	V
$(R_{term} = 50 \Omega)$	Vo	Swing (diff)	1.28	1.6	1.92	V_{PP}
HCSL Output Option ⁶	Voc	Mid-level	0.35	0.4	0.45	V
$(R_{term} = 42.5 \Omega)$	Vo	Swing (diff)	1.29	1.62	1.94	V_{PP}
CML Output Option	Voc	Mid-level	V _{DD} -0.35	V _{DD} -0.4	V _{DD} -0.45	V
	Vo	Swing (diff)	1.28	1.6	1.92	V_{PP}
CMOS Output Option	Vон	I _{OH} = 8/6/4 mA for 3.3/2.5/1.8V V _{DD}	0.83×V _{DD}	_	_	V
	Vol	I _{OL} = 8/6/4 mA for 3.3/2.5/1.8V V _{DD}		_	0.17×V _{DD}	V

Notes:

- 1. Frequency / temperature characteristics with offset removed.
- 2. Inclusive of initial frequency tolerance at 25°C, 10-year aging at 25°C, and variations over supply voltage, load and humidity after soldering-reflow shift settles.
- 3. The T_D and T_E < 10 ns + 3 * 1/F_{CLK} for all frequencies measured from the end of the I²C byte write to OE/ACT control registers.
- 4. R_{term} = 50 Ω to V_{DD} 2.0 V (see Figure 4.1.)
- 5. R_{term} = 100 Ω (differential) (see Figure 4.2.)
- 6. R_{term} = $50/42.5 \Omega$ to GND (see Figure 4.4.)

Table 2.2. I2C Characteristics

 V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = -40 to 105 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Frequency Reprogramming Resolution	V _{RES}		_	0.026	_	ppb
Frequency Range for Small Frequency		From center frequency	-970		+970	ppm
Change (Continuous Glitchless Output)						
Settling Time for Small Frequency Change		< ± 970 ppm			8	us
(DCXO Feature)		from center frequency				
Settling Time for Frequency Change					200	us
(fUSER_FREQ Register)						



Table 2.3. Clock Output Phase Jitter and PSRR

 V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = -40 to 105 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Phase Jitter (RMS, 12 kHz - 20 MHz) ^{1,2}	фл	Differential Formats	_	350	750	fs
F _{CLK} ≥ 10 MHz		CMOS, Dual CMOS	_	350	_	fs
Phase Jitter (RMS, 50 kHz - 20 MHz)	фл	Differential Formats	_	150	250	fs
F _{CLK} ≥ 100 MHz		CMOS, Dual CMOS	_	100	_	fs
Spurs Induced by External Power Supply Noise	PSRR	100 kHz sine wave	_	-76	_	dBc
50 mV _{PP} Ripple		200 kHz sine wave	_	-75	_	
LVDS 156.25 MHz Output		500 kHz sine wave	_	-75	_	
V _{DD} = 1.8 V		1 MHz sine wave	_	-75	_	
Spurs Induced by External Power Supply Noise	PSRR	100 kHz sine wave	_	-83	_	dBc
50 mV _{PP} Ripple		200 kHz sine wave	_	-83	_	
LVDS 156.25 MHz Output		500 kHz sine wave	_	-83	_	
V _{DD} = 2.5 or 3.3 V		1 MHz sine wave	_	-82	_	

Notes:

- 1. Applies to output frequency: 50, 100, 156.25, 212.5, 350 MHz.
- 2. Guaranteed by characterization. Jitter inclusive of any spurs.




Figure 2.1. Phase Noise at 156.25 MHz



Table 2.4. PCI-Express Clock Outputs (100 MHz HCSL)

VDD = 1.8 V, 2.5 or 3.3 V \pm 5%, TA = -40 to 105 °C

Parameter	Test Condition	Specification	Max	Units
PCIe Gen 1.1	Includes PLL BW 1.5 - 22 MHz N/A 0		0.311	ps
	Peaking = 3dB, T _D =10 ns			
PCle Gen 2.1	Includes PLL BW 5MHz & 8 - 16 MHz	3.1	0.022	ps
	Peaking = $0.01 - 1 \text{ dB } \& 3 \text{ dB}, T_D = 12 \text{ns}$			
	Low Band, F < 1.5 MHz			
	Includes PLL BW 5MHz & 8 - 16 MHz	3.0	0.259	ps
	Peaking = 0.01 - 1 dB & 3 dB, T _D =12ns			
	High Band, 1.5 MHz < F < Nyquist			
PCle Gen 3.0	Includes PLL BW 2 - 4 MHz & 5 MHz	1	0.085	ps
Common Clock	Peaking = 0.01 - 2dB & 1dB, T _D =12 ns			
	CDR = 10 MHz			
PCle Gen 4.0	Includes PLL BW 2 - 4 MHz & 5 MHz	0.5	0.085	ps
Common Clock	Peaking = 0.01 - 2dB & 1dB, T _D =12 ns			
	CDR = 10 MHz			
PCIe Gen 5.0	Includes PLL BW 500 kHz - 1.8 MHz	0.15	0.033	ps
Common Clock	Peaking = $0.01 - 2dB$, $T_D=12$ ns			
	CDR = 20 MHz			
PCIe Gen 6.0	Includes PLL BW 500 kHz – 1 MHz	0.1	0.021	ps
Common Clock	Peaking = 0.01 – 2dB, T _D =12 ns			
	CDR = 10 MHz			

Class	Data Rate	Architecture	Specs	Max HF RMS	Max LF RMS	Max Pk-Pk	Compliance Summary
GEN1	2.5 Gb/s	Common Clock	1.1 2.1 3.1	310.77 fs	41.59 fs	N/A	N/A
GEN2	5 Gb/s	Common Clock	1.1 2.1 3.1	259.42 fs	21.89 fs	N/A	All PASS
GEN3	8 Gb/s	Common Clock	3.1 4.0	84.54 fs	4.68 fs	N/A	All PASS
GEN4	16 Gb/s	Common Clock	4.0	84.54 fs	4.68 fs	N/A	All PASS
GEN5	32 Gb/s	Common Clock	5.0	32.92 fs	2.09 fs	N/A	All PASS
GEN6	64 Gb/s	Common Clock	6.0	21.00 fs	0.88 fs	N/A	All PASS

Figure 2.2. PCI-Express clock Compliance Summary



Table 2.5. Environmental Compliance and Package Information

Parameter	Test Condition
Moisture Sensitivity Level	2

Notes:

For additional product information not listed in the data sheet (e.g. RoHS Certifications, MSDS data, qualification data, REACH Declarations, ECCN codes, etc.), contact aeonsemi.com/contact_us

Table 2.6. Thermal Conditions

Package	Parameter	Symbol	Test Condition	Value	Unit
5032	Thermal Resistance Junction to Ambient	Θја	Still Air	105	°C/W
6-pin DFN	Thermal Resistance Junction to Board	ΘЈВ	Still Air	81	°C/W
	Max Junction Temperature	TJ	Still Air	125	°C
3225	Thermal Resistance Junction to Ambient	ΘЈА	Still Air	108	°C/W
6-pin DFN	Thermal Resistance Junction to Board	ΘЈВ	Still Air	84	°C/W
	Max Junction Temperature	TJ	Still Air	125	°C

Table 2.7. Absolute Maximum Ratings¹

Parameter	Symbol	Rating	Unit
Maximum Operating Temp	T _{AMAX}	105	°C
Storage Temperature	Ts	-55 to 105	°C
Supply Voltage	V _{DD}	-0.5 to 3.8	V
Input Voltage	Vin	-0.5 to V _{DD} + 0.3	V
ESD HBM (JESD22-A114)	НВМ	4.0	kV
ESD CDM (JESD22-C101)	CDM	1.0	kV
Solder Temperature ²	T _{PEAK}	260	°C
Solder Time at T _{PEAK} ²	T _P	20 - 40	sec

Notes:

- 1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020.



3. CMOS Buffer and Output Terminations

Dual CMOS output format ordering options support either complementary or in-phase signals for two identical frequency outputs. This feature enables replacement of multiple XOs with a single AS5003 device.




Figure 3.1. Integrated 1:2 CMOS Buffer Supports In-Phase or Complementary Outputs




Figure 3.2. Dual CMOS termination






Figure 3.3. Single CMOS termination



4. Recommended Output Terminations


The output drivers support AC-coupled or DC-coupled terminations as shown in figures below.






AC-Coupled LVPECL - Thevenin Termination


DC-Coupled LVPECL - Thevenin Termination






AC-Coupled LVPECL - 50 Ω w/VTT Bias

DC-Coupled LVPECL - 50 Ω w/VTT Bias





AC-Coupled Self-Biased LVEPCL - Thevenin Termination

AC-Coupled Self-Biased LVEPCL - 50 Ω w/VTT Bias


Figure 4.1. LVPECL Output Terminations


Table 4.1. LVPECL Termination Resistor Values

AC Coupled LVPECL Termination					
Resistor Values					
V_{DD}	Rp	R ₁	R ₂		
3.3 V	158 Ω	127 Ω	82.5 Ω		
2.5 V	92 Ω	250 Ω	62.5 Ω		

DC Coupled LVPECL Termination									
Resistor Values									
V _{DD}	R ₁ R ₂								
3.3 V	127 Ω	82.5 Ω							
2.5 V	250 Ω	62.5 Ω							









AC-Coupled LVDS

DC-Coupled LVDS

Figure 4.2. LVDS Output Termination







AC-Coupled CML without VCM

AC-Coupled CML with VCM

Figure 4.3. CML Output Termination





Source Terminated HCSL

Destination Terminated HCSL

Figure 4.4. HCSL Output Termination



5. Configuring via I²C Interface

5.1. I2C Serial Interface

The I²C interface on the AS5003 is fully compatible with the "UM10204 I²C-bus specification and user manual, Rev. 6 - 4 April 2014" standard, as described in Table 5.1.

I2C Speed Compliance **Notes** N/A Standard 100 kHz Compliant Fast 400 kHz Compatible SDA failing edge can be faster than 20 ns depending on loading SDA falling edge can be faster than 20 ns depending on loading. Fast+ 1 MHz Compatible SDA max pull down current is 6 mA.

Table 5.1. I2C Compatibility

5.2. I²C Register Write and Read Protocol

AS5003 implements an 8-bit I²C address space with 256 addressable byte register locations. Certain device register and bits are reserved, and they must not be changed from their default reset state.

In an I²C bus system, the AS5003 acts as a slave device connected to the I²C serial interface bus. It is accessed via a 7-bit factory programmed (per user specification) slave address. Allowed values of this device address are in the range from 8 to 119. Both write and read register transactions with register address autoincrement are enabled as shown in Figure 5.1. Figure 5.1.




Figure 5.1. I²C Write and Read Transactions

Write register transaction is an I^2C write transaction with an 8-bit register address data byte stream. It is followed by one or more register data bytes. Read register sequence starts after a write transaction to set the read register address. It is followed by the I^2C read transaction to read one or more data bytes.

The register address autoincrement is enabled upon power up. It is incremented till a maximum address 0xFF of the I^2C register space is reached.

The register address autoincrement is disabled by writing register bl2C_INC_DIS=1 and re-enabled again by writing bl2C_INC_DIS=0. During this process, all bytes in the l²C transactions are written to or read from a set address. Having the register autoincrement disabled is required for a DCXO streaming mode.

Data and address bytes appear on the SDA bus with the most significant bit (MSB) first per I^2C standard. During I^2C transactions, SCL clock bus is never stalled by the device.



5.3. Device Operation

After an initial power up sequence, the device operates in either Ready state or an Active state depending on customization in factory. The Ready state is a power down standby state when majority of internal circuitries are powered down. The Active state is the device active mode with all internal circuitries powered up. Writing to register bUSYS_CTRL can move the device between Ready state and Active state.

The following three power up options are available for factory configuration:

- 1. Ready state: The device is in the power down standby mode. Writing transaction to register bUSYS_CTRL is required to enable the device and enable the Active state.
- 2. Active state with bODIV_CTRL=0: The device generates frequency internally, but output is disabled. Writing transaction to register bODIV_CTRL is required to enable output driver to propagate output frequency.
- 3. Active state with bODIV_CTRL=1: The device is fully functional, and output is enabled. I²C intervention is not necessary.

In the state 1 and 2 above, user can write to I2C to change drive mode or central frequency from the factory set values prior to enabling the device output or before moving to Active state.

5.4. Changing Frequency and Output Driver Mode

After startup, the device is at the factory set frequency, output driver mode, and device state. The device is ready to be controlled by I²C register writes. All register writes can take immediate effect, except fUSER_FREQ and bDRV_MODE registers which require a follow on Apply command. User frequency register, "fUSER_FREQ", is a 4-byte big endian register representing frequency as a binary32 IEEE 754-2008 standard number, in [Hz] units. User driver mode register, "bDRV_MODE" is a single byte number representing driver mode described in Table 5.19.

Changing frequency and driver mode requires two steps:

- Writing fUSER_FREQ and/or bDRV_MODE registers with the new desired central frequency and/or driver mode. Only
 the changing register needs to be written. Writing order in bytes is not essential. Writing these registers only records
 the new values, but does not invoke any internal processing.
- 2. Writing bUSYS_CTRL register with one of four Apply* commands. Once the Apply* command is accepted, the device uses the fUSER_FREQ and bDRV_MODE register values and invokes internal central frequency and/or driver mode.

Changing frequency can be completed by either disabling the output driver or keeping the output drive enabled. This is determined by applying different Apply* commands. The bUSYS_CTRL values and descriptions are shown in Table 5.2.

Value	Mnemonic	Description	stat_busy
0	UsysNop	No operation	
1	UsysReady	Ready standby power down state	
2	UsysActive	Active state	
3	<reserved></reserved>	No operation	
4	UsysRstSys	Invoke system reset restart	
5	UsysRstPor	Invoke power-on reset restart	
6	<reserved></reserved>	Do not use	
7	<reserved></reserved>	Do not use	
8	UsysApply	Apply: Disable output if active, update only changed frequency/driver mode	Check/Set
9	UsysApplyForce	Apply force: Disable output if active, force frequency/driver mode update	Check/Set
10	UsysApplyAct	Apply active: Keep output running if active, update only changed frequency/driver mode	Check/Set
11	UsysApplyActForce	Apply active force: Keep output running if active, force frequency/driver mode update	Check/Set
12	UsysRefresh	Refresh: Refresh fUSER_FREQ and bDRV_MODE register values to reflect the actual current device frequency and driver mode settings	Check/Set
Others	<reserved></reserved>	Do not use	

Table 5.2. System Control Register bUSYS_CTRL



Writing to "bUSYS_CTRL" register generates an acceptance request. When this command is accepted, the "bUSYS_CTRL" register is cleared. If a read from "bUSYS_CTRL" returns a non-zero value, it means that the writing command is still waiting to be accepted. A command acceptance happens in less than 5 us from the finishing of writing to the "bUSYS_CTRL" register. An accepted command can be either processed or ignored.

Commands other than "Apply*" and "Refresh" are always processed after the acceptance. It is possible to interrupt any "Apply*" or "Refresh" command under processing. A processing time depends on the command and its current state of the device, in most cases it is 1 ~ 5 us, but can be up to 160 us when the command is generated in the middle of the frequency change.

"Apply*" and "Refresh" commands are only processed when "bUSYS_STATS.stat_busy" = 0. When "bUSYS_STATS.stat_busy" = 1, although new "Apply*" and "Refresh" commands are accepted, they are ignored. The "bUSYS_STATS.stat_busy" = 1 status bit is the beginning of internal processing. The "bUSYS_STATS.stat_busy" = 0 occurs after this internal processing finishes. Changing frequency and output driver must be completed before invoking a new command.

Issuing a "Refresh" command reset the values of registers to match the actual state of the device. During a normal operation, the device keeps the values of fUSER_FREQ and bDRV_MODE synchronized with the internal state of the device. Reading these registers represent the actual frequency and output driver mode. However, the values could be different if writing occurs before applying the "Apply*" or "Refresh" command. If the "Apply*" command is not applied, then the registers value are the previous written values. Thus, issuing the "Refresh" command is necessary.

"fUSER_FREQ" and "bUSYS_STAT" registers are located back to back in I²C address space. As a result, the most used operation is done in a single I²C transaction as shown in Figure 5.2. This example shows changing the frequency to a 70 MHz, which corresponds a 32-bit floating point number, 0x4c8583b0 in [Hz]. It is followed by a "**Apply**" command to invoke the internal frequency update, and assumed that the I²C register address autoincrement is enabled, which is a default.




Figure 5.2. Frequency Change I²C Transaction

5.5. System Status

"bUSYS_STAT" is a read only system status register. It is readable any time and it reflects the current device status. All possible values of the register are listed in Table 5.3.

			bUSYS	S_STAT				
stat_busy	:	:	stat_trans	stat_rst	stat_tune	stat_actifve	stat_ready	Description
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	0	0	0	0	0	0	0	Start up
v	0	0	0	0	0	0	1	Ready state
V	0	0	0	0	0	1	0	Active state
V	0	0	0	0	1	1	0	Active state, tuning to new frequency
V	0	0	1	0	0	0	1	Ready → Active transition
V	0	0	1	0	0	1	0	Active → Ready transition
0	0	0	1	1	0	0	0	Reset processing, shutting down
0	0	0	0	1	0	0	0	Reset accepted

Table 5.3. System Status bUSYS_STAT Register Values

stat_busy bit [7] value v denotes value 0 or 1. The bit is 1 at the beginning of Apply* and Refresh commands internal processing and is 0 when the processing is done.



5.6. Output Drive Control

The output driver is powered up only in an **Active** state. CLKP and CLKM output signals are enabled or disabled by OE control register bits, "bUDRV_CTRL.udrv_oe_stop" and "bODIV_CTRL.odiv_oe_ena". The simplified control flow of output driver is shown in Figure 5.3.




Figure 5.3. Driver Control Flow

Putting system to Ready state or disabling the driver with "bDRV_MODE" = 0 to issue one of the "Apply*" commands power down the output driver.

5.7. Center Frequency Control

Changing "fUSER FREQ" register value controls the center frequency. The step does not apply to the DCXO feature.

Frequency change request shown in Figure 5.4. and Figure 5.5. marks the time when a "Apply*" command is written to a "bUSYS_CTRL" register which corresponds with the write of the last data bit to this "bUSYS_CTRL" register.

Figure 5.4. shows a timing of frequency change by using "Apply" command when a "fUSER_FREQ" register value is different from the current frequency; or using "ApplyForce" command with the output disabled during the frequency change.




Figure 5.4. Frequency Change by "Apply" Command

Figure 5.5. shows either using an "ApplyAct" command when a "fUSER_FREQ" register has different value from the current frequency; or using an "ApplyActForce" command when the output keeps active during the frequency change. No signal glitches at the output occurs during the frequency change. However, there could be some periods in the output frequency corresponding when the current frequency and new frequency interval are not aligned. This behavior is device dependent and it also depends on the actual values and relationships in between the current and new frequencies.




Figure 5.5. Frequency Change by "ApplyAct" Command

5.8. DCXO Control

The device incorporates a Digital Controlled Oscillator (DCXO) feature to allow seamless and fast setting of the frequency deviation from the center frequency. It implements a 32-bit signed "jDCXO_DATA" register in 11.21s signed bit format, which represents frequency offset from the current center frequency in "fUSER_FREQ" register in [0.9536743164 ppm] units. The [ppm] is a frequency step equal to 10^{-6} * fUSER_FREQ in [Hz]. The scaling factor is $0.9536743164 = 10^{6}/2^{20}$. It is possible to move the output frequency from the center frequency within the range ± 975 ppm.

The DCXO feature must be configured before writing to "bDCXO_CTRL" and "bDCXO_SHIFT" registers with an additional optional configuration, which is provided by "bVC_LPF_BW_DIR" and "bVC_LPF_ABS_SAT" registers. When a new frequency offset register "jDCXO_DATA" is written, the output signal changes to a new frequency seamlessly and glitchlessly. The settlement time of a new output frequency from the end of last data bit of the byte written to a "bDCXO_DATAL" register is less than 8 us.

The DCXO data path configuration is schematically shown in Figure 5.6. Numerical values are shown in "NN.MMs" notation where "NN" is the number of MSB bits representing integer part of the number, while MM represents number of LSB bits representing fractional part of the number. The letter 's' means signed, and the letter 'u' is unsigned value. Signed values are represented in binary 2's complement. The values are labeled in [ppm] in Figure 5.6. for simplicity. The numerical binary values must be multiplied by the factor of 0.9536743164 to represent the real [ppm] frequency offset value from the current center frequency.

Writing to a 32-bit "jDCXO_DATA" register normally requires an I²C transaction of 6 bytes. Every update of the DCXO value would take 6 byte writing on an I²C bus, which takes ~56 us if using an I²C Fast+ with 1 MHz speed, or ~140 us if using an I²C Fast 400 kHz speed. In some applications, faster update speed may be required while the full 32-bit frequency offset resolution is not needed. To accommodate faster DCXO offset updates using I2C, the DCXO has the following configurable features:

- Data size: bDCXO_CTRL.dcxo_size = {0|1|2|3|4}
 Select to write only 1, 2, 3, or all 4 bytes signed numbers, 0 means 4.
- Left shift: bDCXO_SHIFT = <0, 24> range
 Configurable shift of the entered input value to the left with up to 24 bits to scale small numbers to proper position within 32 bit number.



3. Data input:

Direct register mode: bDCXO_CTRL.dcxo_stream_mode = 0 Write an input value to the jDCXO_DATA bytes directly

Streaming mode: bDCXO_CTRL.dcxo_stream_mode = 1

Use only LSB byte of "jDCXO_DATA" as a streaming window. It requires to disable I2C register address autoincrement by writing "bI2C_INC_DIS" = 1 to allow DCXO offset updates in a very long I2C transaction, which is feeding only data bytes to the same register address

4. Data application:

Absolute mode: bDCXO_CTRL.dcxo_rel_mode = 0
Apply the input offset value directly as a frequency offset.

Relative mode: bDCXO_CTRL.dcxo_rel_mode = 1

Apply the input offset value as a relative change from the current DCXO frequency offset in the internal 32-bit register, different from the jDCXO_DATA" input register. This allows applying only incremental steps to move the internal frequency offset.

A DCXO register description in Figure 5.6. and Table 5.10. provide more detailed descriptions.




Figure 5.6. DCXO control and data processing



5.9. I²C Register Reference

The I²C interface is a byte-oriented interface. Registers are wider than 8 bits requiring to be split into multiple bytes located on subsequent register addresses. There are two types of multi byte registers:

- 1. Array of arrays, prefix **ab**, for example abUSER_ID[4] are organized in little endian fashion, byte abUSER_ID[0] is located at the lowest address, and the last byte of the array abUSER_ID[3] is located at the highest address.
- 2. An assigned 32-bit long integer, prefix **j**, and a 32-bit IEEE 754-2008 floating point number, prefix **f** are organized in big endian fashion, such that the most significant byte (MSB) is located at the lowest address.

Any unassigned byte registers have prefix b. Registers in the I^2C address space 0x00...0xFF without specifications in the register description table are reserved for factory use. All register bit fields labeled <reserved> are read only and are reserved for factory use. Read value should be ignored. Any register bits not specifically mentioned in "Bits" columns are unused. Writing to these registers is ignored and a read always returns a 0. Numerical values are either hexadecimal with 0x prefix or decimal without any prefix.

Descriptions of register table columns:

Register	Description
Addr	I2C register address.
Register	Register name.
Bytes	Number of bytes in the register. Wider than single byte registers span several subsequent bytes in an
	address space.
Endian	Endian for registers wider than one byte. Not applicable for single byte registers.
В	Big endian. The most significant byte (MSB) of the register appears at the lowest address.
L	Little endian. The least significant byte (LSB) of the register appears at the lowest address.
Field	Field name within the register.
<reserved></reserved>	Reserved for factory use and readable only
Bits	Field bit locations within a register. When the field spans more than one bit, the [M:L] notate. Denoting
	locations of a most significant bit M and a least significant bit L within the register are used.
Туре	Field access type.
R/W	Read/write field by I2C.
R	Read only field by I2C.
W1	Writing a 1 triggers an associated event, while writing a 0 has no effect. A read always returns 0.
Rst	Field reset value. The value 'Factory' indicates that the value depends on the individual device factory
	configuration.



Table 5.4. I2C Control Registers Summary

Devictor	Addr	Durton	Endian	Field	Bits
Register bl2C_DEV_ID	0x00	Bytes 1		i2c_dev_id	[7:0]
bl2C_DERIV_ID	0x01	1	 	i2c_deriv_id	[7:0]
bl2C_ANA_ID	0x02	1		i2c_defiv_id i2c_ana_id	[7:0]
bl2C_SYS_ID	0x03	1		i2c_ana_id i2c_sys_id	[7:0]
bl2C_INC_DIS	0x06	1		i2c_sys_id i2c_inc_dis	[0]
	0x07	4	L		
abUSER_REG[4]	0x0b	1	<u> </u>	user_reg	[31:0]
bUDRV_CTRL	OXOD	'		udrv_oe_stop	[0]
bDEV_LDIS	0x0c	1		udrv_run	[1]
DDEV_LDIS	UXUC	'		<reserved></reserved>	[0]
					[4]
				dcxo_ldis	[6]
L DDV L DIO	0.01			<reserved></reserved>	[7]
bDRV_LDIS	0x0d	1		drv_cmos_clkp_ldis	[0]
				drv_cmos_clkm_ldis	[1]
				drv_diff_ldis	[2]
bDCXO_SYNC	0x1a	1		dcxo_stream_sync	[0]
				dcxo_clr_sec	[1]
				dcxo_sat_neg	[6]
				dcxo_sat_pos	[7]
bDCXO_SHIFT	0x1b	1		dcxo_shift	[4:0]
bDCXO_CTRL	0x1c	1		dcxo_size	[2:0]
				dcxo_stream_mode	[4]
				dcxo_rel_mode	[5]
				dcxo_ena	[6]
				dcxo_clr	[7]
jDCXO_DATA	0x1d	4	В	dcxo_data	[31:0]
abFACT_ID[12]	0x21	12	L	fact_id	[95:0]
abCFG_ID[6]	0x2d	6	L	cfg_id	[47:0]
abUSER_ID[4]	0x33	4	L	user_id	[31:0]
abUSER_INFO[2]	0x37	2	L	user_info	[15:0]
bDRV_CFG	0x3b	1		drv_stop_hiz	[0]
				drv_cmos_high_str	[1]
				drv_cmos_slew	[3:2]
				drv_cmos_clkp_inv	[4]
				drv_cmos_clkm_inv	[5]
bODIV_CTRL	0x3c	1		odiv_oe_ena	[0]
bVC_LPF_BW_DIR	0x41	1		vc_lpf_bw_dir	[2:0]
bVC_LPF_ABS_SAT	0x42	1		vc_lpf_abs_sat	[7:0]
bVC_VCTRL	0x43	1		vc_vctrl_dis	[0]
bPADV_DIR_DATA	0x44	1		padv_dir_data	[7:0]
bGPIO_PUP_ENA	0x45	1		gpio_pup_ena	[5:0]
bGPIO_PDWN_ENA	0x46	1		gpio_pdwn_ena	[5:0]
bGPIO_PULL5K_ENA	0x47	1		gpio_pull5k_ena	[5:0]
bDRV_MODE	0x54	1		drv_mode	[7:0]
fUSER_FREQ	0x55	4	В	user_freq	[31:0]
bUSYS_CTRL	0x59	1		usys_ctrl	[7:0]
bUSYS_STAT	0x5a	1		stat_ready	[0]
_				stat_active	[1]
				stat_tune	[2]
				stat_rst	[3]
				stat_tran	[4]
				stat_busy	[7]
				•	



Table 5.5. Factory Device Identification

Register	Addr	Field	Bits	Туре	Rst	Description
bl2C_DEV_ID	0x00	i2c_dev_id	[7:0]	R	0x84	Device identification
bl2C_DERIV_ID	0x01	i2c_deriv_id	[7:0]	R	Factory	Derivative identification
bl2C_ANA_ID	0x02	i2c_ana_id	[7:0]	R	Factory	Analog identification
bl2C_SYS_ID	0x03	i2c_sys_id	[7:0]	R	Factory	System identification

Table 5.6. I2C Address Autoincrement Control

Register	Addr	Field	Bits	Туре	Rst	Description
bl2C_INC_DIS	0x06	i2c_inc_dis	[0]	R/W		Disable automatic I2C register address increment. If this bit is set the automatic I2C register address increment after each write or a read data is disabled. This is useful in situations when the user wants to repeatedly read a same address location. For example, monitoring some status bit or using the DCXO feature in a single I2C transaction.

Table 5.7. User Scratch Pad Byte Array

Register	Addr	Field	Bits	Туре	Rst	Description
abUSER_REG[4]	0x07	user_reg	[31:0]	R/W	0	User scratch pad R/W byte array. Controls no hardware.

Table 5.8. Output Driver User Control

Register	Addr	Field	Bits	Туре	Rst	Description
bUDRV_CTRL	0x0b	udrv_oe_stop	[0]	R/W	0	Stop the output driver. This bit is an inverse of the enabling the output driver bit "bODIV CTRL.odiv oe ena". An active high
						control bit disables the output driver.
		udrv_run	[1]	R	0	Status bit of the output driver. Read only. If 1, then the device actively generates signal to the output driver. Output driver then can be enabled or disabled to propagate its input signal to outputs.

Table 5.9. Feature Lock or Disable Status

Register	Addr	Field	Bits	Туре	Rst	Description
bDEV_LDIS	0x0c	<reserved></reserved>	[0]	R	Factory	Reserved for factory use.
		<reserved></reserved>	[4]	R	Factory	Reserved for factory use.
		dcxo_ldis	[6]	R	0	DCXO feature status. If the bit is 1 then the DCXO feature is factory blocked and cannot be enabled.
		<reserved></reserved>	[7]	R	Factory	Reserved for factory use.
bDRV_LDIS	0x0d	drv_cmos_clkp_ldis	[0]	R	0	CMOS CLK+ half of CMOS driver is factory disabled.
		drv_cmos_clkm_ldis	[1]	R	0	CMOS CLK- half of CMOS driver is factory disabled.
		drv_diff_ldis	[2]	R	0	Differential output driver is factory disabled.



Table 5.10. DCXO Control

Register	Addr	Field	Bits	Туре	Rst	Description
bDCXO_SYNC	0x1a	dcxo_stream_sync	[0]	W1	0	Writing a 1 to this bit clears the streaming mode synchronization logic. The next write to the bDCXO_DATAL register byte is treated as the MSB byte of the burst. This bit allows to forcibly synchronize the streaming operation when in doubt. Note that any write to bDCXO_CTRL register also clears the streaming mode synchronization logic.
		dcxo_clr_sec	[1]	W1	0	Secondary duplicated clear pulse bit for user convenience, same function as bDCXO_CTRL.dcxo_clr bit. See the bDCXO_CTRL description. The clear affects only the DCXO data processing and not the DCXO I2C control registers. All the current DCXO settings as set in bDCXO_CTRL and bDCXO_SHIFT registers stay intact.
		dcxo_sat_neg	[6]	R	0	If 1, then DCXO frequency deviation internal value has saturated to minimum negative value. Register bit updated every time when the 32-bit DCXO internal value is updated. The bit is not sticky. Cleared by bDCXO_SYNC.dcxo_clr_sec = 1 or bDCXO_CTRL.dcxo_clr = 1.
		dcxo_sat_pos	[7]	R	0	If 1, then DCXO frequency deviation internal value has saturated to maximum positive value. Register bit updated every time the 32-bit DCXO internal value is updated. The bit is not sticky. Cleared by bDCXO_SYNC.dcxo_clr_sec = 1 or bDCXO_CTRL.dcxo_clr =1.
bDCXO_SHIFT	0x1b	dcxo_shift	[4:0]	R/W	0	Number of bits to shift the input jDCXO_DATA value to the left before internal processing. The left bit shift is always applied at the input DCXO value in all modes and configurations. The shift value is in the range of <0, 24> bits. If the shift number is greater than 24, then it is internally forced to 24.
bDCXO_CTRL	0x1c	dcxo_size	[2:0]	R/W	0	Number of streamed bytes per input value or number of bottom jDCXO_DATA bytes to be used as input value in direct register access mode. The valid values are 0, 1, 2, 3, and 4 bytes. Default value 0 is an alias of value 4. The value greater than 4 is internally forced to 4. All values are internally sign-extended to 57 bits before the value is used. The bDCXO_SHIFT left shift is applied on the internally sign-extended 57-bit number. For streamed mode the number denotes the size of ordered byte burst in the I2C transaction: 4 {H M N L} 32 bits, the last L byte is always LSB byte 3 {M N L} 24 bits 2 {N L} 16 bits 1 {L} 8 bits For direct register mode, this number denotes the number of LSB bytes from the jDCXO_DATA. It is used to form a number to be internally sign-extended to 57 bits. The number of bytes and their order is the same as in the streaming table above. The {H} denotes the MSB byte at byte address jDCXO_DATA while the {L} denotes the LSB byte at the byte address jDCXO_DATA + 3. When used as 4 bytes, the jDCXO_DATA is a 32-bit signed integer stored in a big endian fashion. MSB is at lower address. The bDCXO_DATAL byte at byte address jDCXO_DATA + 3 is always the LSB byte for all widths and could be viewed as the value alignment anchor.



Register	Addr	Field	Bits	Туре	Rst	Description
		dcxo_stream_mode	[4]	R/W	0	DCXO frequency offset value input mode.
						0 regular direct register mode.
						For situations when I2C address autoincrement is active
						(default mode), the jDCXO_DATA four byte array can be
						written any time. Whenever the bDCXO_DATAL location
						at the jDCXO_DATA + 3 byte address is written, the
						number of bytes is selected by bDCXO_CTRL.dxco_size
						number is taken from the bottom of the jDCXO_DATA
						value, aligned towards bDCXO_DATAL location as LSB
						byte. Those selected bytes are sign-extended to 57 bits
						and left shifted by the bDCXO_SHIFT value. The resulting
						number is then either used to add to the existing internal
						DCXO value in 57 bit addition, thus the sum is then sign
						saturated to bottom 32 bits to be used as a new DCXO
						value, or the value is sign saturated to 32 bits to be used
						directly as the new DCXO value.
						<u> </u>
						1 streaming mode. For situations when I2C register address autoincrement is
						_
						disabled, user must write a register bl2C_INC_DIS = 1 to
						actively disable the I2C register address autoincrement. The setting is global and applies to all I2C register
1						accesses, not only to the DCXO data registers.
1						The user must choose to stream 4 {H M N L}, 3 {M N L}, 2
						{N L}, or 1 {L} byte by setting the bDCXO_SIZE register
						before starting streaming operation. The stream byte order
						is from left to right and the LSB is always come last in the
						value burst.
						All data is written to bDCXO_DATAL register only. Writing
						to other jDCXO_DATA register bytes are ignored. The
						streamed byte value is then treated the same way as in
						the regular direct register mode described above.
						The streaming mode is useful for very fast DCXO value
			r=1	D 04/		updates, possibly in a single and very long I2C transaction.
		dcxo_rel_mode	[5]	R/W	0	DCXO frequency offset value usage mode.
						0 absolute mode.
						The user signed DCXO input value obtained using the
						current access mode is sign-extended to 57 bits and then
						left shifted by bDCXO_SHIFT bits. The shifted signed
						value is sign-saturated to bottom 32 bits and used as the
						internal DCXO frequency offset value.
						1 relative mode.
						The user signed DCXO input value obtained using the
						current access mode is sign-extended to 57 bits and then
						left shifted by bDCXO_SHIFT bits. The shifted signed
						value is added to the current internal 32-bit DCXO value
						resulting in 57-bit internal signed addition number. The
						signed 57-bit sum is sign saturated to bottom 32 bits and
1						then used as the internal DCXO frequency offset value.
1						If the bottom 32-bit saturation happened, the read only
						saturation flags bDCXO_SYNC.dcxo_sat_pos and
1						bDCXO_SYNC.dcxo_sat_neg reflect the saturation
						operation of the last update of the internal DCXO
						frequency offset value.
1		dcxo_ena	[6]	R/W	0	Enable the DCXO operation.
1						If this bit is 1, then the DCXO operation is enabled.
1						If this bit is 0, then the DXCO operation is disabled. All
1						control bits in bDCXO_CTRL register are ignored with an
						exception of bDCXO_CTRL.dcxo_clr, which can be written
						as 1 to clear DCXO processing module.
						• · · · · · · · · · · · · · · · · · · ·



Register	Addr	Field	Bits	Туре	Rst	Description
	- Toral	dcxo_clr	[7]	W1	0	Writing 1 to this bit clears all the DCXO internal frequency
			[`` '		offset value registers, all DCXO value holding registers,
						and streaming mode synchronization logic. All mentioned
						registers are cleared even if bDCXO_CTRL.dcxo_ena = 0.
						The clear does not affect bDCXO_SHIFT register.
						Note that the streaming mode synchronization logic is
						cleared every time the bDCXO_CTRL register is written,
						even if the bDCXO_CTRL.dcxo_ena = 0 or
						bDCXO_CTRL.dcxo_clr = 0.
						It is highly recommended that this bit is written as 1 when
						the DCXO is being enabled by setting
						bDCXO_CTRL.dcxo_ena = 1 to clear the internal
						processing registers.
jDCXO_DATA	0x1d	dcxo_data	[31:0]	R/W	0	DCXO data register through which the actual signed 32 bit
,			[]			DCXO control data is applied. Increasing value increases
						the output frequency. The 32-bit input value represents
						11.21s signed 2's complement number in [0.9536743164
						ppm] units as deviation from current central frequency.
						The 4 register bytes can be viewed separately as
						bDCXO_DATAH, bDCXO_DATAM, bDCXO_DATAN, and
						bDCXO_DATAL data bytes and writing to them depends
						on the write mode selected.
						bDCXO_DATAH jDCXO_DATA address + 0
						bDCXO_DATAM jDCXO_DATA address + 1
						bDCXO_DATAN jDCXO_DATA address + 2
						bDCXO_DATAL jDCXO_DATA address + 3
						always LSB
						,
						The bDCXO_DATAL LSB byte refers to the
						jDCXO_DATA[7:0] bits, which is the byte at the highest
						address (jDCXO_DATA address + 3) since the register
						value is represented in big endian. MSB is at lower
						address. There are holding registers for 3 MSB upper
						value bytes and the written value will get applied internally
						only if the bDCXO_DATAL byte is written.
						In a regular direct register access mode,
						bDCXO_CTRL.dcxo_stream_mode = 0, any byte in the 4-
						byte jDCXO_DATA register can be written at any time. The
						most convenient way is to write it as a burst of bytes with
						incrementing byte address after each byte write. The
						written value is applied internally only after the last
						bDCXO_DATAL byte is written. The user DCXO input
						value is formed as a signed selection of bottom N bytes (N
						= DCXO_CTRL.dcxo_size), where bDCXO_DATAL is
						always the LSB byte of the signed number.
						In a streaming access mode,
						bDCXO_CTRL.dcxo_stream_mode = 1, the
						bDCXO_DATAL byte is used to stream the data. Writing to
						the rest of the bytes in the jDCXO_DATA register is
						ignored in streaming mode. The user could decide to
						stream 4 {H M N L}, 3 {M N L}, 2 {N L}, or 1 {L} byte, all in
						big endian fashion. After the last byte of the value burst is
						written, the signed numerical value represented by 4, 3, 2,
						or 1 byte based on the streaming number configuration
						form the input user DCXO value.
						·



Register	Addr	Field	Bits	Туре	Rst	Description
						Reading from jDCXO_DATA register always returns current signed internal 32-bit DCXO value, which is applied to the input of the DCXO frequency control low pass filter in [0.9536743164 ppm] units as deviation from current central frequency. The read value does not depend on any write mode configuration and is always the current internal DCXO frequency offset value. This also applies in the streaming mode. The streaming mode applies only for value writes. To read the current 32-bit internal value even in streaming mode the user needs to read all 4 bytes of this register to get the 32- bit current internal value. See Figure 5.6.

Table 5.11. Factory Identification

Register	Addr	Field	Bits	Туре	Rst	Description
abFACT_ID[12]	0x21	fact_id	[95:0]	R	Factory	Factory device identification.
abCFG_ID[6]	0x2d	cfg_id	[47:0]	R	Factory	Factory device configuration identification.

Table 5.12. User Identification

Register	Addr	Field	Bits	Туре	Rst	Description
abUSER_ID[4]	0x33	user_id	[31:0]	R	Factory Factory user identification, optional.	
abUSER_INFO[2]	0x37	user_info	[15:0]	R	Factory	User specified information, set in factory per user request for
					user specific device identification. Optional. Reset to 0 if I	
						used.

Table 5.13. Output Driver Configuration

Register	Addr	Field	Bits	Туре	Rst	Description
bDRV_CFG	0x3b	drv_stop_hiz	[0]	R/W	0	Setting to 1, the driver is tri-stated when stopped.
		drv_cmos_high_str	[1]	R/W	0	Enable CMOS driver to be 35 Ω output impedance rather than
						default 50 Ω.
						0 50 Ω
						1 35 Ω
		drv_cmos_slew	[3:2]	R/W	0	CMOS driver output slew rate control. (CL-Ext = 10 pF)
						0 none
						1 9 ns
						2 6.4 ns
						3 4 ns
	drv_cmos_clkp_inv [4] R/W 0 Invert clock polarity for CMOS CLK+ driv		Invert clock polarity for CMOS CLK+ driver. It also determines			
						polarity of the output when CMOS driver output is disabled.
		drv_cmos_clkm_inv	[5]	R/W	0	Invert clock polarity for CMOS CLK- driver. It also determines
						polarity of the output when CMOS driver output is disabled.

Table 5.14. User Output Divider Enable

Register	Addr	Field	Bits	Туре	Rst	Description
bODIV_CTRL	0x3c	odiv_oe_ena	[0]	R/W	0x0 Output divider and driver output enable.	
						Enable the output driver by following condition: bODIV_CTRL.odiv_oe_ena = 1 and bUDRV_CTRL.udrv_oe_stop = 0. (If the condition is not met then the driver output is disabled.)
						The functionally of bODIV_CTRL.odiv_oe_ena and bUDRV_CTRL.udrv_oe_stop are inverse of each other for user convenience to use either an enable or a disable polarity.



Table 5.15. DCXO Low Pass Filter Configuration

Register	Addr	Field	Bits	Туре	Rst	Description	
bVC_LPF_BW_DIR	0x41	vc_lpf_bw_dir	[2:0]	R/W	7	Frequency offset low pass filter bandwidth control. The LPF bandwidth formula: BW = 1166 * 2vc_lpf_bw_dir [Hz] which corresponds to the following values: 0 1.2 kHz 1 2.3 kHz 2 4.7 kHz 3 9.3 kHz 4 18.7 kHz 5 37.3 kHz 6 74.6 kHz 7 pass through default value	
bVC_LPF_ABS_SAT	0x42	vc_lpf_abs_sat	[7:0]	R/W	255	7 pass through default value An unsigned absolute saturation value of a frequency offset to user limits the maximum frequency offset swing. The unsigned 8-bit value is shifted left by 13 bits form 10.11 us unsigned absolute saturation value of the 11.11 s output. The 22-bit signed output will be saturated to fall in the value range <-vc_lpf_abs_sat, + vc_lpf_abs_sat > * 213. See Figure 5.6. The value 0 squelches the frequency offset and forces central frequency while value 255 allows full frequency offset range to be utilized.	
bVC_VCTRL	0x43	vc_vctrl_dis	[0]	R/W	0	Disable the DCXO frequency control output and force the value to 0. This feature is to provide temporary disable for DCXO datapath to see how the device is doing while keeping the DCXO setting unchanged and the datapath active. See Figure 5.6.	

Table 5.16. Advanced Configuration Direct Data

Register	Addr	Field	Bits	Туре	Rst	Description	
bPADV_DIR_DATA	0x44	padv_dir_data	[7:0]	R/W	0	Control of factory programmed advanced configurations. Do	
						not write unless specified by the manufacturer.	

Table 5.17. GPIO User Configuration

Register	Addr	Field	Bits	Туре	Rst	Description
bGPIO_PUP_ENA	0x45	gpio_pup_ena	[5:0]	R/W	0	GPIO pull up 5/50 kΩ resistor enable for all GPIO[5:0].
bGPIO_PDWN_ENA	0x46	gpio_pdwn_ena	[5:0]	R/W	0	GPIO pull down 5/50 k Ω resistor enable for all GPIO[5:0].
bGPIO_PULL5K_ENA	0x47	gpio_pull5k_ena	[5:0]	R/W	0	GPIO pull up/down 5 k Ω resistor select for all GPIO[5:0]. If set then the GPIO_PUP_ENA and GPIO_PDWN_ENA for the corresponding GPIO will use 5 k Ω resistors rather than the default 50 k Ω ones. This register chooses the pull up/down resistor value only. It does not turn the resistors on or off. The bGPIO_PUP_ENA and bGPIO_PDWN_ENA registers control the actual resistor on/off switches.



Table 5.18. User System Control

Register	Addr	Field	Bits	Туре	Rst	Description
bDRV_MODE	0x54	drv_mode	[7:0]	R/W	0	Desired driver configuration. See Table 5.19. for encoding.
						I2C write to bDRV_MODE has no immediate effect. The user is required to write a command to bUSYS_CTRL register to invoke the driver mode change process.
fUSER_FREQ	0x55	user_freq	[31:0]	R/W	O Floating point binary32 IEEE 754-2008 number in big endian representation with the most significant byte at the lowest address. represents user desired output center frequency in [Hz]. I2C write to fUSER_FREQ has no immediate effect. The user is	
						required to write a command to bUSYS_CTRL register to invoke the frequency change process.
bUSYS_CTRL	0x59	usys_ctrl	[7:0]	R/W	0	User system control. Command byte to be written whenever the frequency change, driver mode change, or special system action is required. See Table 5.2. for command values.
bUSYS_STAT	0x5a	stat_ready	[0]	R	0	Ready state reached
		stat_active	[1]	R	0	Active state reached
		stat_tune	[2]	R	0	In Active tuning to a new frequency. If 1, then stat_active = 1.
		stat_rst	[3]	R	0	Reset request accepted
		stat_tran	[4]	R	0	In system state transition. Based on the initial state the device is transitioning from, bUSYS_STAT.stat_ready, bUSYS_STAT.stat_active, or bUSYS_STAT.stat_rst is set to 1.
		stat_busy	[7]	R	0	Busy processing tuning to a new frequency and/or driver mode change. This bit is checked, set, and cleared only by Apply* and Refresh commands.

Table 5.19. Driver Mode bDRV_MODE Value Encoding

Value	Description
0	Driver disabled
1	CMOS single CLK+
2	CMOS single CLK-
3	CMOS dual
4	LVDS 2.5 & 3.3 V
5	LVDS 1.8 V
6	Reserved
7	Reserved
8	HCSL 50 Ω external
9	Reserved
10	HCSL 42.5 Ω external
11	Reserved
12	Standard LVPECL
13	LVPECL AC-coupled low power
14	Reserved
15	CML 50 Ω internal
16	Reserved
17	Reserved
18 31	Reserved, behaves as 0, driver will be disabled
Others	Unused, driver setting will stay unchanged



6. Package Outline

6.1. Package Outline (5032)

The figure below illustrates the package details for the AS5003 devices in 5032 package. The table below lists the values for the dimensions shown in the illustration.




Figure 6.1. AS5003 5032 Package Outline Diagram

Table 6.1. Package Diagram Dimensions (mm)

Symbol	Min	Nom	Max						
А	0.8	0.85	0.9						
A1	0	0.035	0.05						
A2		0.65							
A3		0.203 REF							
b	0.59	0.64	0.69						
D	3.1	3.2	3.3						
Е	3.9	4	4.1						
е		1.27 BSC							
L	0.7	0.75	0.8						
L1		0.85 REF							
aaa		0.1							
bbb	0.1								
CCC	0.08								
ddd		0.1							

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.



6.2. Package Outline (3225)

The figure below illustrates the package details for the AS5003 devices in 3225 package. The table below lists the values for the dimensions shown in the illustration.




Figure 6.2. AS5003 3225 Package Outline Diagram

Table 6.2. Package Diagram Dimensions (mm)

Symbol	Min	Nom	Max
А	0.8	0.85	0.9
A1	0	0.035	0.05
A2		0.65	
A3		0.203 REF	
b	0.6	0.65	0.7
b1	0.45	0.5	0.55
D	2.4	2.5	2.6
Е	3.1	3.2	3.3
е	1.175 BSC		
L	0.65	0.7	0.75
L1	0.8 REF		
aaa	0.1		
bbb	0.07		
ccc	0.1		
ddd	0.05		
eee	0.08		

Notes:

- 1. All dimensions in millimeters (mm).
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.



7. PCB Land Pattern (5032 and 3225 package)

The figure below illustrates the PCB land pattern for the AS5003. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. AS5003 (5032 and 3225 package) PCB Land Pattern

Table 7.1. PCB Land Pattern Dimensions (mm)

Dimension	Description	5032 Package Value (mm)	3225 Package Value (mm)
X1	Width - leads on long sides	0.80	0.75
Y1	Height - leads on long sides	0.69	0.7
Y2	Height - leads on long sides	0.69	0.55
D1	Pitch in X directions of XLY1 leads	2.30	1.65
E1	Lead pitch XLY1 leads	1.27	1.175

Notes:

The following notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine-tune their SMT process as required for their application and tooling.

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 0.8:1 for the pads.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



8. Top Marking (5032 and 3225 Package)

The figure below illustrates the mark specification for the AS5003. The table below lists the line information.




Figure 8.1. AS5003 Top Mark

Table 8.1. AS5003 Top Mark Description

Line	Position	Description	
1	1-6	Device Name	
2	1-5	Unique 5-digit Device Configuration Number	
3	Position 1	Pin 1 orientation mark (dot)	
	Position 2-3	Year (last two digits of the year), to be assigned by assembly site (ex: 2017 = 17)	
	Position 4-5	Calendar Work Week number (1-53), to be assigned by assembly site	
	Position 6	Assembly site code	



9. IMPORTANT NOTICE AND DISCLAIMER

Aeonsemi provides technical information such as datasheets, characterization reports, application notes, reference designs, and other resources "as is" and with all faults, and disclaims all warranties, express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third-party intellectual property rights. These resources are subject to change without notice except when PCN is applicable. Aeonsemi grants you permission to use these resources only for development of an application that uses the Aeonsemi products described in the resource. Other reproduction and display of these resources are prohibited. No license is granted to any other Aeonsemi intellectual property right or to any third-party intellectual property right. Aeonsemi disclaims responsibility for, and you will fully indemnify Aeonsemi and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Aeonsemi's products are provided subject to Aeonsemi's Terms of Sale (<u>aeonsemi.com/terms</u>) or other applicable terms available either on aeonsemi.com or provided in conjunction with such Aeonsemi products.

Contact: marketing@aeonsemi.com



10. Revision History

Rev	Date	Description
1.11	Mar 2024	Updated the frequency offset
1.10 Jul 2022	Add min/max value of symbol "D" & "E" for package outline	
	Updated the top mark specification	
	Revise the table 5.19 "Driver Mode bDRV_MODE Value Encoding"	
1.02	Mar 2022	Updated the Package Outline and PCB Land Pattern Dimensions for 3225 package
1.01	Dec 2021	Adjusted the PCB land pattern dimensions
1.00	Sep 2021	With certain specification update
		Corrected the Ordering Guide
0.95 Jun 2021	Insert -40~105oC temperature range option	
	Juli 202 i	Insert section "PCIe clock compliance"
		Insert section "IMPORTANT NOTICE AND DISCLAIMER"
0.94	Mar 2021	Updated the Ordering Guide
0.93 Feb 2021	Fab 2021	Corrected the Top Mark
	reb 2021	Corrected the storage temperature
0.92 Feb 2021		Corrected the PCB Land Pattern description
	Feb 2021	Corrected the Top Mark description
		Updated the Ordering Guide
0.91	Oct 2020	Removed Note 3 "IEEE802.3-2005 10GbE jitter mask."
0.91	OGI 2020	Corrected figure # of section 3 and section
0.90	Sep 2020	Initial release