


## AS512 Arcadium™ Pin Selectable Frequency CMOS Oscillator, 10 kHz to 212.5 MHz

The AS512 Arcadium™ all-silicon CMOS oscillator utilizes proprietary frequency synthesis and sensor technologies to provide a quartz-free, MEMS-free, low jitter clock at any output frequency. The device is factory-programmed to have 3 selectable frequencies ranging from 10 kHz to 212.5 MHz with < 0.026 ppb resolution and maintains low jitter across its operating range. It uses on-chip temperature and strain sensors, and an advanced LC tank architecture to achieve excellent reliabilities even in high impact shock scenarios.

AS512's on-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. Offered in an industry-standard 3225 package, the AS512 has a dramatically simplified supply chain that enables Aeonsemi to ship samples shortly after receipt of order. Specific frequencies are factory programmed at time of shipment, eliminating the long lead times associated with custom frequencies. This process also guarantees 100% electrical testing of every device before shipment.






#### **KEY FEATURES**

- Quartz-free and MEMS-free without mechanical moving parts
- CMOS compatible output
- Available with frequencies from 10 kHz to 212.5 MHz
- Low jitter: 350 fs Typ RMS (12 kHz 20 MHz bandwidth)
- Temperature stability:
  - ± 12 ppm (0 to 70 °C)
  - ± 20 ppm (-20 to 85 °C)
  - ± 35 ppm (-40 to 85 °C)
  - ± 35 ppm (-40 to 105 °C)
- Integrated LDO for on-chip power supply noise filtering
- Support 1.8V, 2.5V, 3.3V V<sub>DD</sub> supply operation
- Industrial standard 3225 package footprints

## **APPLICATIONS**

- 1G/10G/40G/100G/200G Ethernet
- Servers, switches, storage, NICs, search acceleration
- · Test and measurement
- · Clock and data recovery
- FPGA/ASIC clocking

## Pin Assignments




Pin #	Descriptions
1	FS = Freq selector. Hi-z, High or Low
2	GND = Ground
3	CLK = Clock output
4	VDD = Power supply



## 1. Ordering Guide

The AS512 Oscillator supports up to 3 configurations selected by FS pin. Specific device configurations are programmed into the part at time of shipment, and samples are available in 2 weeks.



- 1. Contact aeonsemi.com/contact us for advanced -40~105°C option.
- 2. The five-digit numeric code is an identification of the configurations. Check the datasheet appendix for the details



## 2. Control Pins

## 2.1. Overview

The AS512 is a pin selectable oscillator that generates reference clocks with any output frequencies (10 kHz – 212.5 MHz) CMOS clock, Pin#1 of AS512 is designed as frequency select (FS).

#### 2.2. Configuration Selection

The on chip Non-Volatile Memory (NVM) stores three pre-programmed output frequencies. It selects an output frequency using the frequency select pin (FS). Configurations can be preset at <a href="mailto:aeonsemi.com/as512/">aeonsemi.com/as512/</a>.

Table 2.1. shows an example of a configuration.

Table 2.1. A Configuration Example with 3 Pre-Programmed Presets

Preset	FS (Pin 1)	Output Frequency
1	Low	27 MHz
2	Hi-Z	100 MHz
3	High	50 MHz

#### Notes:

AS512 supports options of VCXO and SSC (Spread Spectrum Clock) feature on the control pin.

Contact aeonsemi.com/contact-us/ for the advanced configurations.



## 3. Electrical Specifications

**Table 3.1. Electrical Specifications** 

 $V_{DD}$  = 1.8 V, 2.5 or 3.3 V ± 5%,  $T_A$  = -40 to 105 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Temperature Range	T <sub>A</sub>		-40	_	105	°C
Frequency Range		CMOS	0.01	_	212.5	MHz
Supply Voltage	V <sub>DD</sub>		1.71		3.47	V
Supply Current	I <sub>DD</sub>	Tristate Hi-Z (OE = 0)	_	40	50	mA
(F <sub>CLK</sub> = 50 MHz)		Ready State (ACT = 0)	_	1	2	mA
		CMOS (C <sub>L</sub> = 5 pF)	_	40	55	mA
Temperature Stability <sup>1</sup>	F <sub>STAB</sub>	0 to +70°C	-12	_	+12	ppm
		-20 to +85°C	-20	_	+20	ppm
		-40 to +85°C	-35	_	+35	ppm
		-40 to +105°C <sup>3</sup>	-35	_	+35	ppm
Frequency offset <sup>2</sup>	Foffset	0 to +70°C	-23	_	+18	ppm
		-20 to +85°C	-21	_	+18	ppm
		-40 to +85°C	-20	_	+20	ppm
		-40 to +105°C <sup>3</sup>	-22	_	+20	ppm
Rise/Fall Time (20% to 80% V <sub>PP</sub> )		CMOS (C <sub>L</sub> = 5 pF)	_	0.5	1.5	ns
Duty Cycle	DC	CMOS (C <sub>L</sub> = 5 pF)	45	_	55	%
Frequency select (FS) <sup>4</sup>	V <sub>IH</sub>		0.7×V <sub>DD</sub>	_	_	V
	VIL		_	_	0.3×V <sub>DD</sub>	V
Powerup Time	Tosc	Time from 0.9 × V <sub>DD</sub> until output frequency (F <sub>CLK</sub> ) within spec	_	_	4	ms
CMOS Output Option	Voh	I <sub>OH</sub> = 8/6/4 mA for 3.3/2.5/1.8V V <sub>DD</sub>	0.83×V <sub>DD</sub>	_	_	V
	V <sub>OL</sub>	$I_{OL}$ = 8/6/4 mA for 3.3/2.5/1.8V $V_{DD}$	_	_	0.17×V <sub>DD</sub>	V

- 1. Frequency / temperature characteristics with offset removed.
- 2. Inclusive of initial frequency tolerance at 25°C, 10-year aging at 25°C, and variations over supply voltage, load and humidity after soldering-reflow shift settles.
- 3. Contact aeonsemi.com/contact us for advanced -40~105°C option.
- 4. FS includes a 50 k $\Omega$  pull-up to  $V_{DD}$  and a 50 k $\Omega$  pull-down to GND.



Table 3.2. Clock Output Phase Jitter and PSRR

 $V_{DD}$  = 1.8 V, 2.5 or 3.3 V ± 5%,  $T_A$  = -40 to 105 °C

Parameter Symbol Tes		Test Condition/Comment	Min	Тур	Max	Unit
Phase Jitter (RMS, 12 kHz - 20 MHz) <sup>1,2</sup>	фл	CMOS	_	350	_	fs
F <sub>CLK</sub> ≥ 10 MHz						
Spurs Induced by External Power Supply Noise,	PSRR	100 kHz sine wave	_	-76	_	dBc
50 mV <sub>pp</sub> Ripple.		200 kHz sine wave	_	-75	_	
CMOS 125 MHz Output		500 kHz sine wave	_	-75	_	
V <sub>DD</sub> = 1.8 V		1 MHz sine wave	_	-75	_	
Spurs Induced by External Power Supply Noise,	PSRR	100 kHz sine wave	_	-83	_	dBc
50 mV <sub>pp</sub> Ripple.		200 kHz sine wave	_	-83	_	
CMOS 125 MHz Output		500 kHz sine wave	—	-83	_	
V <sub>DD</sub> = 2.5 or 3.3 V		1 MHz sine wave	_	-82	_	

- 1. Applies to output frequency: 50, 100, 125 MHz.
- 2. Guaranteed by characterization. Jitter inclusive of any spurs.




Figure 3.1. Phase Noise at 50 MHz




Figure 3.2. Phase Noise at 125 MHz



Table 3.3. Environmental Compliance and Package Information

Parameter	Test Condition
Moisture Sensitivity Level	2

#### Notes:

For additional product information not listed in the data sheet (e.g. RoHS Certifications, MSDS data, qualification data, REACH Declarations, ECCN codes, etc.), contact <a href="mailto:aeonsemi.com/contact\_us">aeonsemi.com/contact\_us</a>

**Table 3.4. Thermal Conditions** 

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	Θја	Still Air	108	°C/W
Thermal Resistance Junction to Board	ΘЈВ	Still Air	84	°C/W
Max Junction Temperature	TJ	Still Air	125	°C

Table 3.5. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Unit
Maximum Operating Temp	T <sub>AMAX</sub>	105	°C
Storage Temperature	Ts	-55 to 105	°C
Supply Voltage	$V_{DD}$	-0.5 to 3.8	V
Input Voltage	Vin	-0.5 to VDD + 0.3	V
ESD HBM (JESD22-A114)	НВМ	4.0	kV
ESD CDM (JESD22-C101)	CDM	1.0	kV
Solder Temperature <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Solder Time at T <sub>PEAK</sub> <sup>2</sup>	T <sub>P</sub>	20 - 40	sec

- 1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020.



## 4. Package Outline

The figure below illustrates the package details for the AS512. The table below lists the values for the dimensions shown in the illustration.




Figure 4.1. AS512 Outline Diagram

Table 4.1. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max	
А	0.8	0.85	0.9	
A1	0	0.02	0.05	
b	0.80	0.85	0.90	
С		0.203 REF		
D	3.10	3.20	3.30	
е	2.05 BSC			
E	2.40	2.50	2.60	
L	0.60	0.65	0.70	
L1	0.10	0.15	0.20	
L2	0.85	0.90	0.95	
h	0.20	0.25	0.30	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- $2.\ Dimensioning\ and\ Tolerancing\ per\ ANSI\ Y14.5M-1994.$



#### 5. PCB Land Pattern

The figure below illustrates the PCB land pattern for the AS512. The table below lists the values for the dimensions shown in the illustration.




Figure 5.1. AS512 PCB Land Pattern

Table 5.1. PCB Land Pattern Dimensions (mm)

Dimension	Description	Value (mm)
X1	Width - leads on long sides	0.75
Y1	Height - leads on long sides	0.90
D1	Pitch in X directions of XLY1 leads	1.60
E1	Lead pitch XLY1 leads	2.05

## Notes:

The following notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine-tune their SMT process as required for their application and tooling.

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

## Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 0.8:1 for the pads.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 6. Top Marking

The figure below illustrates the mark specification for the AS512. The table below lists the line information.




Figure 6.1. AS512 Top Mark

Table 6.1. AS512 Top Mark Description

Line	Position	Description		
1	1-5	Device Name		
2	1-5	Unique 5-digit Device Configuration Number		
3	Position 1	Pin 1 orientation mark (dot)		
	Position 2-3	Year (last two digits of the year), to be assigned by assembly site (ex: 2017 = 17)		
	Position 4-5	Calendar Work Week number (1-53), to be assigned by assembly site		
	Position 6	Assembly site code		



## 7. IMPORTANT NOTICE AND DISCLAIMER

Aeonsemi provides technical information such as datasheets, characterization reports, application notes, reference designs, and other resources "as is" and with all faults, and disclaims all warranties, express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third-party intellectual property rights. These resources are subject to change without notice except when PCN is applicable. Aeonsemi grants you permission to use these resources only for development of an application that uses the Aeonsemi products described in the resource. Other reproduction and display of these resources are prohibited. No license is granted to any other Aeonsemi intellectual property right or to any third-party intellectual property right. Aeonsemi disclaims responsibility for, and you will fully indemnify Aeonsemi and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Aeonsemi's products are provided subject to Aeonsemi's Terms of Sale (<u>aeonsemi.com/terms</u>) or other applicable terms available either on aeonsemi.com or provided in conjunction with such Aeonsemi products.

Contact: marketing@aeonsemi.com



# 8. Revision History

Rev	Date	Description	
1.10	Jul 2022	Updated the top mark specification	
1.01	Dec 2021	Adjusted the PCB land pattern dimensions	
1.00	Sep 2021	With certain specification update	
		Corrected the Ordering Guide	
0.95	Jun 2021	Insert -40~105oC temperature range option	
		Insert section "IMPORTANT NOTICE AND DISCLAIMER"	
0.2	Mar 2021	Changed the frequency range and ordering guide	
0.1	Feb 2021	Initial release	